# http://www.put.poznan.pl/

Title Digital Signal Processors Programming	Code 1018021810108310105
Field	Year / Semester
Electronics and Telecommunications	4/8
Specialty	Course
•	core
Hours	Number of credits
Lectures: 1 Classes: - Laboratory: 2 Projects / seminars: -	3
	Language
	polish

### Lecturer:

prof. dr hab. inż. Ryszard Stasiński

Katedra Systemów Telekomunikacyjnych i Optoelektroniki

tel. +48 61 665 3839, fax. +48 61 665 3830

e-mail: rstasins@et.put.poznan.pl

### Faculty:

Faculty of Electronics and Telecommunications

ul. Piotrowo 3A 60-965 Poznań

tel. (061) 665-2293, fax. (061) 665-2572

e-mail: office det@put.poznan.pl

# Status of the course in the study program:

Compulsory course on Electronics and Telecommunications studies.

### Assumptions and objectives of the course:

Hands-on digital signal procesor application and programming basics.

### Contents of the course (course description):

History, trends, and comparison of different digital signal processors. Digital signal processor architectures: hardware multiplier, Harward architecture, multi-bus architecture, multi-unit arithmetic-logic operations, long accumulator, pipeline data processing, delayed branches, parallel processing, specialized addressing modes: modulo addressing, bit-reverse addressing. Review of current fixed-point and floating-point digital signal processors. Devlopment software and kits for SHARC digital signal processors. Instruction list of SHARC processors. Assembler languages. Memory organization. I/O system. Software and hardware for digital signal processor system design.

### Introductory courses and the required pre-knowledge:

Analog and digital signal processing.

### Courses form and teaching methods:

Lecture - 15 hours per semester, laboratory based on SHARC development kits - 30 hours.

# Form and terms of complete the course - requirements and assessment methods:

Lecture - final colloquium, individual laboratory projects.

### **Basic Bibliography:**

# Additional Bibliography:

\_